View 54LS193_2694092.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

5-351 fast and ls ttl data presettable bcd/decade up/down counter presettable 4-bit binary up/down counter the sn54/74ls192 is an up/down bcd decade (8421) counter and the sn54/74ls193 is an up/down modulo-16 binary counter . separate count up and count down clocks are used and in either counting mode the circuits operate synchronously. the outputs change state synchronous with the low-to-high transitions on the clock inputs. separate t erminal count up and t erminal count down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. individual preset inputs allow the circuits to be used as programmable counters. both the parallel load (pl ) and the master reset (mr) inputs asynchronously override the clocks. ? low power . . . 95 mw typical dissipation ? high speed . . . 40 mhz typical count frequency ? synchronous counting ? asynchronous master reset and parallel load ? individual preset inputs ? cascading circuitry internally provided ? input clamp diodes limit high speed termination effects note: the flatpak version has the same pinouts (connection diagram) as the dual in-line package. connection diagram dip (top view)
pin names loading (note a) high low cp u cp d mr pl p n q n tc d tc u count up clock pulse input count down clock pulse input asynchronous master reset (clear) input asynchronous parallel load (active low) input parallel data inputs flip-flop outputs (note b) t erminal count down (borrow) output (note b) terminal count up (carry) output (note b) 0.5 u.l. 0.5 u.l. 0.5 u.l. 0.5 u.l. 0.5 u.l. 10 u.l. 10 u.l. 10 u.l. 0.25 u.l. 0.25 u.l. 0.25 u.l. 0.25 u.l. 0.25 u.l. 5 (2.5) u.l. 5 (2.5) u.l. 5 (2.5) u.l. notes: a. 1 ttl unit load (u.l.) = 40 m a high/1.6 ma low. b. the output low drive factor is 2.5 u.l. for military (54) and 5 u.l. for commercial (74) b. temperature ranges. sn54/74ls192 sn54/74ls193 presettable bcd/ decade up/ down counter presettable 4-bit binary up/ down counter low power schottky j suffix ceramic case 620-09 n suffix plastic case 648-08 16 1 16 1 ordering information sn54lsxxxj ceramic sn74lsxxxn plastic sn74lsxxxd soic 16 1 d suffix soic case 751b-03 logic symbol

5-352 fast and ls ttl data sn54/74ls192 ? sn54/74ls193 state diagrams ls192 logic equations for terminal count ls192 ls193 !

tc u = q 0 ? q 3 ? cp u tc d = q 0 ? q 1 ? q 2 ? q 3 ? cp d ls193 logic equations for terminal count tc u = q 0 ? q 1 ? q 2 ? q 3 ? cp u tc d = q 0 ? q 1 ? q 2 ? q 3 ? cp d logic diagrams
ls192 " !
!
5-353 fast and ls ttl data sn54/74ls192 ? sn54/74ls193 logic diagrams (continued)
ls193 !
" !
5-354 fast and ls ttl data sn54/74ls192 ? sn54/74ls193 functional description the ls192 and ls193 are asynchronously presettable decade and 4-bit binary synchronous up / down (revers- able) counters. the operating modes of the ls192 decade counter and the ls193 binary counter are identical, with the only dif ference being the count sequences as noted in the state diagrams. each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations. each flip-flop contains jk feedback from slave to master such that a low -to-high transition on its t input causes the slave, and thus the q output to change state. synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common count up line and a common count down line, thereby causing all state changes to be initiated simultaneously . a low -to-high transition on the count up input will advance the count by one; a similar transition on the count down input will decrease the count by one. while counting with one clock input, the other should be held high. otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is low. the t erminal count up (tc u ) and t erminal count down (tc d ) outputs are normally high. when a circuit has reached the maximum count state (9 for the ls192, 15 for the ls193), the next high-to-low transition of the count up clock will cause tc u to go low . tc u will stay low until cp u goes high again, thus ef fectively repeating the count up clock, but delayed by two gate delays. similarly , the tc d output will go low when the circuit is in the zero state and the count down clock goes low . since the tc outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter. each circuit has an asynchronous parallel load capability permitting the counter to be preset. when the parallel load (pl ) and the master reset (mr) inputs are low , information present on the parallel data inputs (p 0 , p 3 ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. a high signal on the master reset input will disable the preset gates, override both clock inputs, and latch each q output in the low state. if one of the clock inputs is low during and after a reset or load operation, the next low -to-high transition of that clock will be interpreted as a legitimate signal and will be counted. mode select table mr pl cp u cp d mode h x x x reset (asyn.) l l x x preset (asyn.) l h h h no change l h h count up l h h count down l = low voltage level h = high voltage level x = don't care = low-to-high clock transition
5-355 fast and ls ttl data sn54/74ls192 ? sn54/74ls193 guaranteed operating ranges symbol parameter min typ max unit v cc supply voltage 54 74 4.5 4.75 5.0 5.0 5.5 5.25 v t a operating ambient temperature range 54 74 55 0 25 25 125 70 c i oh output current e high 54, 74 0.4 ma i ol output current e low 54 74 4.0 8.0 ma dc characteristics over operating temperature range (unless otherwise specified) symbol parameter limits unit test conditions symbol parameter min typ max unit test conditions v ih input high voltage 2.0 v guaranteed input high voltage for all inputs v il input low voltage 54 0.7 v guaranteed input low voltage for all inputs v il input low voltage 74 0.8 v guaranteed input low voltage for all inputs v ik input clamp diode voltage 0.65 1.5 v v cc = min, i in = 18 ma v oh output high voltage 54 2.5 3.5 v v cc = min, i oh = max, v in = v ih or v il per truth table v oh output high voltage 74 2.7 3.5 v v cc = min, i oh = max, v in = v ih or v il per truth table v ol output low voltage 54, 74 0.25 0.4 v i ol = 4.0 ma v cc = v cc min, v in = v il or v ih per truth table v ol output low voltage 74 0.35 0.5 v i ol = 8.0 ma v in = v il or v ih per truth table i ih input high current 20 m a v cc = max, v in = 2.7 v i ih input high current 0.1 ma v cc = max, v in = 7.0 v i il input low current 0.4 ma v cc = max, v in = 0.4 v i os short circuit current (note 1) 20 100 ma v cc = max i cc power supply current 34 ma v cc = max note 1: not more than one output should be shorted at a time, nor for more than 1 second. ac characteristics (t a = 25 c) symbol parameter limits unit test conditions symbol parameter min typ max unit test conditions f max maximum clock frequency 25 32 mhz v cc = 5.0 v c l = 15 pf t plh t phl cp u input to tc u output 17 18 26 24 ns v cc = 5.0 v c l = 15 pf t plh t phl cp d input to tc d output 16 15 24 24 ns v cc = 5.0 v c l = 15 pf t plh t phl clock to q 27 30 38 47 ns v cc = 5.0 v c l = 15 pf t plh t phl pl to q 24 25 40 40 ns t phl mr input to any output 23 35 ns
5-356 fast and ls ttl data sn54/74ls192 ? sn54/74ls193 ac setup requirements (t a = 25 c) symbol parameter limits unit test conditions symbol parameter min typ max unit test conditions t w any pulse width 20 ns v cc = 5.0 v t s data setup time 20 ns v cc = 5.0 v t h data hold time 5.0 ns v cc = 5.0 v t rec recovery time 40 ns definitions of terms setup time (t s ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the pl transition from low -to-high in order to be recognized and transferred to the outputs. hold time (t h ) is defined as the minimum time following the pl transition from low -to-high that the logic level must be maintained at the input in order to ensure continued recogni - tion. a negative hold time indicates that the correct logic level may be released prior to the pl transition from low-to-high and still be recognized. recovery time (t rec ) is defined as the minimum time required between the end of the reset pulse and the clock transition from low -to-high in order to recognize and transfer high data to the q outputs.
5-357 fast and ls ttl data sn54/74ls192 ? sn54/74ls193 ac waveforms figure 1 figure 2 figure 3 figure 4 figure 5 figure 6 figure 7

note: pl = low

* the shaded areas indicate when the input is permitted * to change for predictable output performance

5-358 fast and ls ttl data

( (
(

( ! ! "! ! " ! & " ! "
! " # " #! %# " #! ! ) ! !" $ !" )
1 8 9 16 -a- -b- p d -t- k c g m r x 45 f j case 751b-03 d suffix 16-pin plastic so-16 " ! ! case 648-08 n suffix 16-pin plastic

"! ! " ! & " !
! ' " " ! $ ! ' ! " # ! # ! " ) " # ) !" $ !" ) ! ! ! ! -a- b 1 8 9 16 f h g d s c -t- k j m l " case 620-09 j suffix 16-pin ceramic dual in-line *

*

* *
! ! ! ! !
!
"! ! " ! & " !
! " " $ & $ "
$ " " ! " & ) " # ) !" $ !" ) -b- -a- -t- c d e f g j k m n l 16 9 1 8 " ! " !
5-359 fast and ls ttl data motorola reserves the right to make changes without further notice to any products herein. motorola makes no warranty , representation or guarantee regarding the suitability of its products for any particular purpose, nor does motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability , including without limitation consequential or incidental damages. at ypicalo parameters can and do vary in dif ferent applications. all operating parameters, including at ypicalso must be validated for each customer application by customer ' s technical experts. motorola does not convey any license under its patent rights nor the rights of others. motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the motorola product could create a situation where personal injury or death may occur . should buyer purchase or use motorola products for any such unintended or unauthorized application, buyer shall indemnify and hold motorola and its of ficers, employees, subsidiaries, af filiates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly , any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that motorola was negligent regarding the design or manufacture of the part. motorola and are registered trademarks of motorola, inc. motorola, inc. is an equal opportunity/af firmative action employer . literature distribution centers: usa: motorola literature distribution; p .o. box 20912; phoenix, arizona 85036. europe: motorola ltd.; european literature centre; 88 t anners drive, blakelands, milton keynes, mk14 5bp , england. jap an: nippon motorola ltd.; 4-32-1, nishi-gotanda, shinagawa-ku, t okyo 141, japan. asia p acific: motorola semiconductors h.k. ltd.; silicon harbour center , no. 2 dai king street, t ai po industrial estate, t ai po, n.t., hong kong. ?

▲Up To Search▲

Price & Availability of 54LS193

	To Download 54LS193 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .